

SPECIFICATION

Electronic Version 1.2.8

Stylesheet Version 1.0

[CLOCK AND DATA RECOVERY CIRCUIT AND RELATED METHODS]

Background of Invention

[0001] 1. Field of the Invention

[0002] The present invention relates to a clock and data recovery circuit and related methods, and more specifically, the present invention discloses a clock and data recovery circuit and related methods capable of preventing transmitting signals from jittering.

[0003] 2. Description of the Prior Art

[0004] In modern society, transmission and operation of a great deal of electronic data have improved human life, and information and knowledge with rapid exchanging speed have increased development of science and technology. In general, when transmitting or operating electronic data, a predetermined clock must be provided for accurately analyzing data contents of the electronic data and successfully processing operation of the electronic data.

[0005] To get corresponding clocks from input data for recovering data, a data recovery circuit is used. Please refer to Fig.1. Fig.1 is a block diagram of a data recovery circuit 10 according to the prior art. The data recovery circuit 10 can generate an output signal OUT that is synchronized with an input signal IN. The data recovery circuit 10 comprises a comparison circuit 18, a charge pump 20, a filter 24, a voltage control oscillator 26, and a 1/N frequency remover 27. The charge pump 20 comprises two bias circuits 22A and 22B, and two current sources Ip1 and Ip2. The bias circuits 22A and 22B are used to respectively supply working biases to allow the current sources

lp1 and lp2 to operate normally. The current sources lp1 and lp2 are respectively controlled by two control signals CRA and CRB generated from the comparison circuit 18. After an addition effect, the current sources lp1 and lp2 generate a charge current lp at a node P0 and transmit the charge current lp to the filter 24. The filter 24 is a low-pass filter formed by a resistor Rp and two capacitors Cp and C0. After the charge current lp generated from the charge pump 20 flows into the filter 24, the capacitor Cp will be charged and forms a control voltage Vp at a node P1. The oscillator 26 will be controlled by the control voltage Vp and generate an output signal OUT, which has a frequency corresponding to the control voltage Vp. That is, magnitude of the frequency of the output signal OUT generated from the oscillator 26 will be proportional to magnitude of the control voltage Vp (generally speaking, when the control voltage Vp is greater, the frequency of the control voltage Vp becomes higher). The output signal OUT will be transmitted to the frequency remover 27 to remove the frequency of the output signal OUT, and then feedback to the comparison circuit 18. Finally, the comparison circuit 18 will compare a phase difference between the input signal IN and the output signal OUT, and control the current sources lp1 and lp2 of the charge pump 20 according to the phase difference.

[0006] After being controlled by the comparison circuit 18, the charge pump 20 generates the corresponding charge current lp, and the charge current lp will correspondingly change the control voltage Vp of the filter 24 and further control the oscillator 26 to adjust the frequency and phase of the output signal OUT so as to allow the output signal OUT to be synchronized with the input signal IN. Finally, the output signal OUT has the same phase as the input signal IN through the adjustment of the frequency and phase of the output signal OUT by the data recovery circuit 10.

[0007] Please refer to Fig.2. Fig.2 shows oscillograms of related signals of the data recovery circuit 10 when the data recovery circuit 10 operates according to the prior art. As shown in Fig.2, a horizontal axis indicates time, and a vertical axis of each waveform indicates magnitude of amplitude. For example, the control signal CRA is at a high level during a time interval dt1, and the control signal CRB is at a high level during a time level dt2+dt3. To enable the oscillator 26 to adjust the output signal OUT so as to compensate the above periodic errors, the control voltage Vp must be changed corresponding to the periodic errors. That is, the control voltage Vp is

changeable for reacting to the phase difference between the input signal IN and the output signal OUT so as to allow the oscillator 26 to adjust the frequency and phase of the output signal OUT according to a changing situation of the control voltage V_p .

[0008] To achieve the aforementioned objective, operation of the data recovery circuit 10 can be illustrated as follows. When the data recovery circuit 10 operates, the control signals CRB and CRA are used to control current of the current sources I_{p1} and I_{p2} . That is, when the control signal CRB or CRA is high, the corresponding current source I_{p1} or I_{p2} is switched on and supplies a certain current I ; when the control signal CRB or CRA is low, the corresponding current source I_{p1} or I_{p2} is switched off and does not supply current. Therefore, during a time interval between t_{p0} and t_{p1} , magnitude of the charge current I_p supplied by the current source I_{p1} is I such that the charge current I_p will cause the control voltage V_p of the filter 24 to increase from a voltage V_{p0} to a voltage V_{p1} . Since the time interval between t_{p0} and t_{p1} is dt_1 , an increasing range of the control voltage V_p will be proportional to the time interval dt_1 . During a time interval between t_{p2} and t_{p3} , the control signal CRB causes the current source I_{p2} to control the charge current I_p so as to allow the charge current I_p to discharge to the capacitors C_0 and C_p , and to decrease magnitude of the control voltage V_p from V_{p1} to V_{p2} . In general, during a time interval between t_{p0} and t_{p3} , the control voltage V_p firstly increases from V_{p0} to V_{p1} , and then decreases from V_{p1} to V_{p2} . Therefore, a difference between the V_{p0} and V_{p2} of the control voltage V_p will respond to a phase difference between the input signal IN and the output signal OUT. Furthermore, the oscillator 26 can adjust the frequency and phase of the output signal OUT according to change of the control voltage V_p .

[0009] A defect of operating manner of the data recovery circuit 10 is to cause the phase difference of the control voltage V_p to have a large jitter. As mentioned above, the control voltage V_p is used to show the phase difference between the input signal IN and the output signal OUT. Since the voltage change between the voltage V_{p0} and the voltage V_{p2} responds to the phase difference, the way to show the phase difference is simply to change the control voltage V_p from the voltage V_{p0} to the voltage V_{p2} . In the data recovery circuit 10, the control voltage V_p first increases from V_{p0} to V_{p1} , and then decreases from V_{p1} to V_{p2} . Therefore, this will cause the output signal OUT to jitter.

the switch circuit will connect the first filter and the oscillator such that the oscillator adjusts a frequency or phase of the output signal according to the output voltage of the first filter.

[0013] It is an advantage of the claimed invention that the claimed data recovery circuit can utilize a switch circuit to reduce transient states of the control voltage so as to reduce or eliminate signal jitter of the output signal, and to further maintain accuracy of the clock and data recovery.

[0014] These and other objectives and advantages of the claimed invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

Brief Description of Drawings

[0015] Fig.1 is a block diagram of a data recovery circuit according to the prior art.

[0016] Fig.2 shows oscillograms of related signals of the data recovery circuit when the data recovery circuit operates according to the prior art.

[0017] Fig.3 shows an oscillogram of an output signal generated from the prior data recovery circuit when the output signal is jittered.

[0018] Fig.4 is a block diagram of a data recovery circuit according to the present invention.

[0019] Fig.5 shows oscillograms of related signals of the data recovery circuit when the data recovery circuit operates according to the present invention.

[0020] Fig.6 shows an oscillogram of an output signal generated from the present data recovery circuit.

Detailed Description

[0021]

Please refer to Fig.4. Fig.4 is a block diagram of a data recovery circuit 30 according to the present invention. The present data recovery circuit 30 generates a corresponding clock, which means an output signal OUT, according to an input signal

IN. As shown in Fig.4, the data recovery circuit 30 comprises a comparison circuit 38, a charge pump 40, a first filter 44, a switch circuit 48, a second filter 50, an oscillator 56, and a 1/N frequency remover 37. The charge pump 40 comprises two bias circuits 42A and 42B, and two current sources I1 and I2. The bias circuits 42A and 42B are used to respectively supply working biases to allow the current sources I1 and I2 to operate normally. The current sources I1 and I2 are respectively controlled by two control signals CRA and CRB generated from the comparison circuit 38. After an addition effect, the current sources I1 and I2 generate a charge current I_c at a node and transmit the charge current I_c to the first filter 44. The first filter 44 is a low-pass filter formed by a first capacitor C1. After the charge current I_c generated from the charge pump 40 flows into the first filter 44, the first filter 44 will generate an output voltage V_{op} at a node N1. A control signal 52 controls on/off of the switch circuit 48 and further controls electric connection between the first filter 44 and the second filter 50. The second filter 50 comprises a second capacitor C2, a capacitor C_p , and a resistor R_p . The second filter 50 can generate a control voltage V_c at a node N2 for controlling the oscillator 46.

[0022] The oscillator 46 will be controlled by the control voltage V_c and generate an output signal OUT, which has a frequency corresponding to the control voltage V_c . The output signal OUT will be transmitted to the frequency remover 37 to remove the frequency of the output signal OUT, and then feedback to the comparison circuit 38. Finally, the comparison circuit 38 will compare a phase difference between the input signal IN and the output signal OUT, and control the current sources I1 and I2 of the charge pump 40 according to the phase difference. The charge current I_c formed by the current sources I1 and I2 will generate the output voltage V_{op} of the first filter at the node N1. When the switch circuit 48 electrically connects the second filter 50 with the first filter 44 in an appropriate time, the output voltage V_{op} generated from the first filter 44 will be adjusted to a corresponding control voltage V_c via charge sharing of the second filter 50. The control voltage V_c controls the oscillator 46 and adjusts the phase of the output signal OUT generated from the oscillator 46 so as to synchronize with the input signal IN.

[0023] The present data recovery circuit 30 also shows the phase difference between the input signal IN and the output signal OUT in the control voltage V_c so as to allow the

oscillator 46 to adjust frequency of the output signal OUT according to the control voltage V_c . Please refer to Fig.5. Fig.5 shows oscillograms of related signals of the data recovery circuit 30 when the data recovery circuit 30 operates according to the present invention. As shown in Fig.5, a horizontal axis indicates time, and a vertical axis of each waveform indicates magnitude of amplitude. In Fig.5, the waveforms listed from top to bottom are control signal CRB, control signal CRA, charge current I_c , control signal 52, output voltage V_{op} , and control voltage V_c respectively. The comparison circuit 38 of the present data recovery circuit 30 also utilizes the same mode as the prior comparison circuit 18 to control the current sources I1 and I2. That is, when the control signal CRA is high, the control source I1 supplies a constant current I. Oppositely, when the control signal CRA is low, the control source I1 supplies no current. Similarly, the control signal CRB also uses the same mode to control the current source I2. When the control signal 52 is high, the switch circuit 48 will be switched on so as to allow the first filter 44 to be electrically connected with the second filter 50. Oppositely, when the control signal 52 is low, the switch circuit 48 will be opened and switched off so that the first filter 44 cannot be electrically connected with the second filter 50.

[0024]

To show the phase difference between the output signal OUT and the input signal IN, the control voltage V_c must have a corresponding voltage change. Since the charge current I_c is changed in accordance with the waveform differences between the control signals CRA and CRB during a time interval between tp_0 and tp_3 , the output voltage V_{op} , which is the same as the prior control voltage V_p , will first increase from V_{p0} to V_{p1} , and then decrease from V_{p1} to V_{p2} . Although the voltage change between the V_{p0} and V_{p2} responds to a phase difference between the input signal IN and the output signal OUT, the output voltage V_{op} will exist an unwanted transient state just like the prior control voltage V_p . In order to prevent the transient state from influencing the output signal OUT generated from the oscillator 46 and causing signal jitter, the present invention utilizes the switch circuit 48 to appropriately separate the transient state of the output voltage V_{op} of the first filter 44. When the output voltage V_{op} of the first filter 44 stays in the transient state, which is in a time interval between tp_0 and tp_3 , the control signal 52 will stay low so that the switch circuit 48 will be opened and switched off. Therefore, the first filter 44 cannot be electrically connected

to the second filter 50, and the control voltage V_c at the node N2 of the second filter 50 does not permit the transient change accompanying the output voltage V_{op} .

[0025] After passing time tp_3 , the control signal 52 turns high. At this time, the switch circuit 48 is switched on, and the second filter 50 is electrically connected to the first filter 44. The second capacitor C2 in the second filter 50 will be charged by the switch circuit 48 according to the output voltage V_{op} of the first filter 44, and further changes the control voltage V_c at the node N2. In the waveform of the control voltage V_c shown in Fig.5, during the time interval between tp_0 and tp_3 , the control signal 52 stays low, and the second filter 50 cannot be electrically connected with the first filter 44 so that the control voltage V_c of the second filter 50 cannot be changed. The control signal 52 turns high after passing time tp_3 , the second filter 50 electrically connects with the first filter 44 via the switch circuit 48, and the control voltage V_c can also be changed to V_{c1} smoothly from a preceding voltage V_{c0} . After passing time tp_4 , the control voltage V_c will be constant. The voltage V_{c0} corresponds with the voltage V_{p0} of the output voltage V_{op} , which is related to capacitances of the first capacitor C1 and the second capacitor C2. For example, the voltage V_{p0} is double of the voltage V_{c0} . Similarly, the voltage V_{c1} also corresponds with the voltage V_{p1} using the same corresponding relationship. Thus, the output voltage V_{op} is proportional to the phase difference, and the voltage difference between the voltage V_{c0} and the voltage V_{c1} is also proportional to the phase difference due to the constant and corresponding relationship between the output voltage V_{op} and the control voltage V_c . Therefore, the oscillator 46 can exactly and effectively adjust the output signal OUT so as to synchronize with the input signal IN, according to the variance of the control voltage V_c .

[0026] In the above-mentioned description, although the output voltage V_{op} of the first filter 44 contains the same transient state as the prior art, the control voltage V_c for controlling the oscillator 46 cannot be influenced by the transient state of the output voltage V_{op} due to the appropriate separation of the switch circuit 48. After the output voltage V_{op} has been restored stability, the control voltage V_c will be changed in accordance with the output voltage V_{op} . Therefore, the present invention cannot only allow the oscillator 46 to exactly adjust the frequency of the output signal OUT according to the control voltage V_c , but also reduce the signal jitter of the output

signal OUT caused by the transient state of the control voltage Vc.

[0027] Please refer to Fig.6. Fig.6 shows an oscillogram of an output signal OUT generated from the present data recovery circuit 30. As shown in Fig.6, when the period of the output signal OUT is changed from tp0 to tp4, that is, the control voltage Vc is changed from Vc0 to Vc1, the frequency of the output signal OUT cannot contain unstable jitters due to the smooth variance of the control voltage Vc. Furthermore, the control signals CRA and CRB overlap each other when the switch circuit 48 is switched on so as to obtain a better effect for the present invention.

[0028] In contrast to the prior art, the present data recovery circuit utilizes a switch circuit to reduce transient states of the control voltage so as to reduce or eliminate signal jitter of the output signal, and further to maintain accuracy of the clock and data recovery. It is noteworthy that the above discussion is only related to a comparison circuit in cooperation with a charge pump under a specific control mode, but the claimed data recovery circuit is suitable for any charge pumps with different control modes to eliminate the prior art transient state of the charge pump when generating a related control voltage.

[0029] Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.